Drift compensation circuit for analog to digital converter  Patent by Hillis, D. A.
NATIONAL AERONAUTICS AND SPACE ADMINISTRATION 
WASHINGTON. D.C. 20546 
FROM: GP/Office of Assistant General Counsel for 
Patent Matters 
SUBJECT: Announcement of NASA-Owned U. S .  Patents i n  ST4W 
In  accordance with the procedures agreed upon by Code G? 
and Code U S I ,  the attached NASA-owned U-  S.  Patent is being 
forwarded f o r  abstracting and announcement i n  NASA STAR, 
The following information is provided: 
U. S.  Patent No.  e 3,430,227 
Government or  
Corporate Employee : Hughes Aircraf t  Company 
Los Angeles, California 
Supplementary Corporate 
Source ( i f  applicable) : mllr, 
NASA Pa ten t  C a s e  No. 0 XNP-04780 
NOTE - If  t h i s  patent covers an invention made by a corporate 
employee of a NASA Contractor, the following is applicable: 
Pursuant t o  Section 305 of the National Aeronautics and 
Space Act, the name of the Administrator of SASA appears on 
the f irst  page of the patent;  however, the name of the actual  
inventor (author) appears at the heading of Column No, 1 of 
the Specification, following the words e . with respect t o  
Ye s No c1 
80 a A  iAVenti0 
c-4 0 1 
rg 
Enclosure 
L y of Patent cited above 2 
3 (CATEGORY) 
5 (  
https://ntrs.nasa.gov/search.jsp?R=19710010212 2020-03-17T02:45:00+00:00Z
lbk8 
FEHSATION CfRCUET FOR ANBbrOG-TO-DIGITAL CONVERTER 
DRIFT COMPENSATIOH CIRCUIT FOR ANALOG-TO-DIGITAL ~ O ~ ~ ~ ~ T E ~  
Sheet of 2 
@3k 13/02,17/00 
~~~~~~ 
Apparatus for providing an electrical representation of 
mechanical position information, in which the electrical 
output of a resolver driven by a shaft is periodically 
sampled and compared with a reference signal to  produce 
a signal indicating the mechanical position of the shaft, 
wherein the sampling duration is varied by a control cir- 
cuit so as to compensate for any fluctuations in auxiliary 
voltages. 
Origin of the invention 
The invention described herein was made in the per- 
formance of work under a NASA contract and is subject 
to  the provisions of Section 305 of the National Aero- 
nautics and Space Act of 1958, Public Law 85-568 (72 
Stat. 435; 42 USC 2457). 
This invention relates to analog-to-digital conversion, 
and more particularly relates to  a system for converting 
mechanical positional information into a digital electrical 
representation and incorporating unique circuitry which 
compensates for changes in auxiliary voltages used dur- 
ing the conversion. 
In numerous digitally controlled servo systems such as 
digital computer controlled machine tools, industrial 
processes, and aircraft flight and fire control systems, it 
is necessary to  accurately convert analog information in 
the form of the angular position of a rotatable shaft into 
digital electrical pulses. One scheme which has been used 
for carrying out such a conversion involves first convert- 
ing the shaft positional information into an analog AC 
voltage by means of a resolver, then sampling and aver- 
aging the analog AC voltage, and finally encoding the 
averaged analog voltage into a digital representation. 
When employing such a technique it is necessary to excite 
the resolver with an AC voltage and to  compare the 
averaged analog voltage with a DC reference voltage. 
However, the resultant digital output signal becomes a 
function of both the resolver excitation voltage and the 
DC reference voltage. The excitation and reference volt- 
ages are subject to fluctuation on account of power supply 
drift, temperature and loading changes, and other power 
supply transients. Therefore, when changes occur in the 
resolver excitation and DC reference voltages, errors are 
developed in the digital representation. 
Accordingly, it is an object of the present invention to 
provide a system for converting mechanical positional 
information into a digital electrical representation in 
which the digital output is independent of auxiliary 
operating voltages, thereby eliminating the need for highly 
regulated, elaborate power supplies. 
It is a further object of the present invention to provide 
a shaft position-to-digital conversion system including a 
resolver, sampling and averaging circuit, and analog-to- 
digital voltage converter which is less sensitive to tem- 
perature changes, aging, load variations, and power supply 
transients than similar systems of the prior art. 
It is a still further object of the present invention to 















formation into a DC voltage with extremely high accuracy 
and reliability. 
It is still another object of the present invention b 
provide circuitry for processing electrical output signals 
from a resolver which automatically compensates for 
changes in the resolver excitation voltage with respect tO 
a DC reference voltage. 
In accordance with the objects set forth above, the 
compensation circuitry of the preseht invention hcludes 
a switch coupled to a source of alternating input vohage 
for periodically sampling the input voltage during a 
sampling interval, a capacitance coupled t o  the switch 
for storing a voltage representative of the average value 
of the alternating input voltage during the sampling in- 
terval, means for comparing the voltage stored by the 
capacitance with a teference voltage and for producibg a 
voltage indicative of the difference between the reference; 
voltage and the voltage stored by the capacitance, and 
control means responsive to the alterbating input voltage 
and the difference voltage for adjusting the sampling 
interval such that the voltage stored by the capacitance 
essentially equals the reference voltage. 
The aforedescribed compensation circuitry is pai-ticu- 
larly useful in a system for converting mechanical p i -  
tional information into a digital electrical representation 
The rotor of a resolver is driven in accordance with the 
mechanical positional information, while the stator wind- 
ing of the resolver is excited with the aforementioned 
alternating input voltage. The voltage induced in the 
rotor winding is processed through circuitry including a 
sampling switch driven in time coincidence with the 
sampling switch of the compensation circuitry, an aver- 
aging capacitance, and an analog-to-digital converter 
which produces a digital representation of the voltage 
across the averaging capacitance relative to  the afore- 
mentioned reference voltage. The resulting digital repre- 
sentation is essentially independent of both the alternating 
input voltage and the reference voltage. 
The exact nature of the invention, as well as additional 
objects, advantages and characteristic features thereof, 
will become readily apparent from the following detailed 
description of a preferred embodiment of the invention 
when considered in conjunction with the accompanying 
drawings in which: 
FIG. 1 schematically illustrates a system according to  
the present invention; 
FIG. 2 is a schematic circuit diagram showing the 
Schmitt trigger of the system of FIG. 1; and 
FIGS. 3(a)-(i) illustrate timing waveforms used in ex- 
plaining the operation of the system of FIG. 1. 
Referring to FIG. 1 with greater particularly, a sys- 
tem in accordance with the present invention may be 
seen to include a shaft driven variable ratio transformer 
or resolver, BO having a stator winding 112 and a rotor 
winding 14, with a predetermined ratio of rotor turns Nz 
to stator turns N1. The angular position of the rotor 2 
with respect to the stator 12 is determined by the mechan 
cal positional information to be encoded into a digital 
signal and is represented by e in FIG. 1. Input terminals 
15 and 18 connected to opposite ends of the stator wind- 
ing 12 are adapted to receive an AC excitation voltage 
el, which may be a 115 volt sine wave at 16W C.P.S. Eoir 
example. Although a resolver usually employs a pair of 
3tator windings arranged in quadrature, as well as a 
similar pair of rotor windings, it is only necessary to uti- 
lize one stator winding and one rotor winding in the sys- 
tem illu\trated and described herein. 
The voltage e, appearing across the rotor winding 
is applied to a voltage divider consisting of resistors 
and 22 connected in series across the rotor winding 14 
and having respective resistance values R1 and R2. '"ha 
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divided voltage e, appearing across the resistor 2% is a p  flows through the switch 6 during the time interval 
plied to a sampling and averaging circuit 23 consisting of r l  to t2  when the switch is closcd must be zero. The 
a switching device 34 and a capacitor 30. Although shown ;ivcr;igc v;rlue of the vollage (E,--e,) across the switch 
as a simple mechanical swilch for illustriitive purposes, 26 during the tirne interval f 1  to fa  niust also be zero, and 
the switch 26 may be an electronic switching device having hcnce (he voltage E, to which the capacitor 38 is charged 
a curtent path capable Of being rendered conductive and is equal to the average of the voltage applied 
nwhductive by an electrical control signat. The switch to the switch terminal 24 during the tirne interval 
has a first terminal 24 connected to the junction be- f l  to t2 .  ~~~~~~~~d mathematically 
ween resistors 2@ and 22, and a second ter 
capacitor terminal being grounded. The c ( t 2 - t d  gtae.dt l ,(6) 
nected to one terminal of the capacitor 
of the capacitor 38 is made sufficiently large so that the 
time constant of the capacitor 38 in conjunction with 
resistors 28 and 22 is substantially longer than a half 
May be closed during the half cycles of 
one polarity of the excitatiotl waveform el and kept open 
during the half cycles of opposite polarity so as to rectify 
the voltage e,. 
30 is avdied to an analog-to-digital converter 32 which 
E,=Z.= __ 
Substituting Equation 4 into Equation 6 yields 
(7) 
Kd K ,  Et E,= - -- sin e 
(ta-fi) xcitation waveform ei. In typical operation 15 
The analog-to-digital converter 521 produces a digital 
representation E) indicative of the ratio of the voltage E, 
to the reference voltage ER. Thus, the digital output D 
may be approximated mathematically as 
ER E ~ ( t 2 - h )  il' "he resultant DC voltage E, stored across the capacitor 20 E E i K ! K r ! i n _ !  wtdt (8) D= 
In conventional circuitry of the foregoing type the 
switch 26 is maintained closed during constant time in- 
25 tervals synchronized with the resolver excitation voltage 
el, typically during the positive half cycles of the voltage 
el. Thus, letting tl=0 and tZ=7r/w,  integration of Bqua- 
tion 8 yields 
may b e b f  the type shown in FIGURE 1 of an article 
"High Speed A/D Conversion with Semiconductors," by 
R. C, Platzek et al., Automatic Control, August 1961, 
pages 37-41. The analog-to-digital converter 32 compares 
the voltage E, with a DC reference voltage ER, which 
may be $100 volts for example, from a terminal 34 and 
provides a digital representation D of the voltage ratio 
E,/ER in the form of binary coded pulses. 
It is pointed out that although FIG. 1 illustrates only 
a single channel (including a resolver, resistive voltage 
divider, and sampling and averaging circuit) for deriving 
an analog voltage indicative of mechanical positional in- 
formation and applying it to the analog-to-digital con- 
, a plurality of such channels may be coupled 
in parallel between the input terminals 16 and 88 and 
the analog-to-digital converter 32. In such an arrange- 
ment the resolver in each channel would be driven by 
the same excitation voltage el; however, each channel 
would process a different item, e.g., El, Ea, etc., of me- 
chanical positional information. 
In order to gain a better understanding of the opera- 
tion of the circuitry described above and the problems 
a.wciated therewith, assume that an input voltage el 
given by 
q=E1 sin w t  ( 1 )  
is applied between the input terminals 16 and 
resolver rotor angle E the voltage e,  induced in the rotor 
winding 14 may be expressed as 
( 2 )  
where 
BL;=N2/N1 ( 3  1 
The resultant voltage e, appearing at  terminal 
switch 26 is 
e,=e& sin e=K,Ei  sin E sin w t  
e,=Kde,=KdK,Ei sin e sin wt (4) 
where 
( 5 )  
In order to periodically sample the voltage e,, the 
switch 26 is closed (by means to be described later) at 
a time tl  and remains closed until it is opened at a 
subsequent time fz, being closed again at the following 
time fl. The capacitor 39 charges to a voltage E, which, 
on account of the long time constant of its discharge 
path, remains essentially constant. Since the input to the 
analog-to-digital converter 32 and the capacitor 3@ pre- 
sent an essentiallv infinite imoedance to the flow of direct 
30 
35 
which evaluates to 
Ri 
ER D=- K ,  sin e 
where 
2K&, K*=- 
It may be observed from Equation 10 that the digital 
output D not only is a function of the rotor angle e, as 
desired, but is also a function of the excitation voltage 
magnitude Fi and the reference voltage E,. Thus, whett 
the voltage El changes with respect to the voltage ER, as 
4,; a result of power supply drift, temperature changes, aging 
or load variations for example, the digital output signal 
D will change and hence will not be an accurate repre- 
sentation of the angular position 8. 
The compensation circuitry according to the present 
N invention, illustrated generally within the dashed lines 
100 of FIG. 1, adjusts the times rl and f a  when the switch 
26 is closed and opened, respectively, so that the averag- 
ing function 
7r *' 
55 1 --- s"' sin wt dt 
I fz--ll) tl 
varies in a manner to compensate for changes in El with 
respect to ER, making the digital representation D inde- 
pendent of Ei and ER. More specifically, the compensa- 
00 tion circuitry includes a transformer 110 having a primary 
winding 112 and a secondary winding 114, with a predeter- 
mined ratio of secondary turns N i  to primary turns N1'. 
The primary winding 112 is coupled between the input 
terminals 16 and 18 so as to receive the resolver excita- 
The voltage et appearing across the secondary wind- 
ing 114 of the transformer 810 is applied to a voltage 
divider consisting of resistors 820 and 122, having respec- 
tive rcsistance values K,' and R/. connected in series 
r j j  tion voltage el. 
;I) across the winding 884. -1he dividei voltage e; appearing 
across the resistor 122 is lrpplicd to a sampling and aver- 
current, the direct current flbw through the switch 26 is aging circuit 123 con\i\ting of a switch 826 and a capaci- 
essentially zero. Since n o  current flow\ through the switch tor 1368. The \witch 826 niay be the same as the switch 
during the time interval rz to tI when the switch is 26 and is  bhown a\ having a first terminal 124 connected 
open, the average value of the alternating current which ;; to the junction between resistors 12@ and 122 and a 
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second terminal 128, with the capacitor I30 connected 
between the terminal 128 and ground. The capacitor 130 
provides a capacitance C{ which in conjunction with re- 
sistance R1' and &' affords a time constant substantially 
longer than a half cycle of the excitation voltage ei. 
The resultant DC voltage E,' stored across the capacitor 
la@ is applied to one input to a differential amplifier 135, 
the other input to the amplifier 1311 being the DC refer- 
ence voltage ER from the terminal 34. For purposes of 
illustration the differential amplifier 135 is shown as sub- ,,) E,' developed across the capacitor 838 becomes 
tracting the voltage E,' from the reference voltage ER, 
although it should be understood that the relative polarity 
of the input voltages to the difFerentia1 amplifier may be 
reversed. An example of a particular circuit which may 
be employed for the differential amplifier 135 is the 1s 
circuit shown in FIGURE 2 of an article, "'Differential 
Amplifier Features D-C Stability," by W. T. Matzen et 
at., Electronics, Jafi. 16, 1959, pages 60-62. 
The oatput voltage ED from the differential amplifier 
135, which is indicative of the difference between the 21) 
reference voltage ER and the stored capacitor voltage E:, 
is applied to a threshold level control terminal 142 of a As long as the voltage E,' across the capacitor 130 is 
Schmitt trigger circuit 145. Trigger input terminal 144 equ:,i to the reference voltage ER, the differential ampli- 
for the Schmitt trigger circuit 148 receives the voltage et fier o,rtput ,,"Itage ED which is applied to the Schmitt 
developed across the secondary Winding 3x4 of the trans- 25 trigger threshold control terminal 142 is zero. Hence, the 
former 110. The signal e,  provided at output terminal Schmitt trigger output voltage e,  resides at a level essen- 146 from the Schmitt trigger 140 is applied via control tially equal to +VI during the positive half cycles of the to the respective switches 26 and $24 voltage et at the trigger terminal 14.6 and at a level essen- to control the opening and closing of the  itches 26 and tially equal to zero during the negative half cycles of the 126. 31) voltage et. The switches 26 and 126 thus assume a closed 
cuit which may be for the position during the positive half cycles ( t l  to ta )  of the 
is illustrated in FIG. 2 and may in- excitation voltage and remain open during the nega- 
clude a first tratlsistor IS0 having its collector electrode tive haif cycle.i f t 2  to 
directly connected to the base electrode of a second The foregoing set of conditions are summarized in 
transistor I52 and also coupled via a resistor 15 to a 35 FIGS. 3 ( n ) - ( c ) ,  with the waveform 200 of FIG. 3(a)  
terminal 156 furnishing a Positive WPlY VoItage +VI- illustrating the voltage et applied to the Schmitt trigger in- The collector electrode of the second transistor 152 is put terminal 544, the waveform 202 of FIG. 3 ( b )  show- 
coupled to the positive supply terminal 156 through resis- ing the Schmitt trigger output voltage e,, and the wave- 
tor 158 and is also directly connected to the output ter- form 204 of FIG. 3 ( 0  depicting the voltage e; at the 
minal 146. The emitter electrode of the transistor 152 is 40 switch terminal 124. The dashed waveform 205 of FIG. 
directly connected to the emitter electrode of hasis tor  3 ( c )  illustrates the equivalent voltage which would be 
156p and is also coupled Via a resistor 160 to a terminal present at the terminal 124 during the time interval tl to 
162 providing a negative supply Voltage -vz. The base t2 if the averaging capacitor I30 were omitted. As is 
electrode of transistor 156 is coupled to the trigger input shown by the line 206 of FIG. 3(c) ,  the voltage E,' 
terminal 144 by means of a resistor 164. while a diode 166 45 across the capacitor 130 resides at a level equal to the 
has its cathode connected to the common emitter elec- average value of the waveform 205 during the tirne in- 
trcdes of the transistors 150 and 152 and it\ anode con- terval t l  to 
nected to the threshold level control terminal 142. In the event of an increase in the magnitude El of 
In the owration of the Schmitt trigger circuit 140. the excitation voltage el relative to the reference voltage 
assume that Zero Volts are applied to the threshold level 60 E ~ .  the capacitor voltage E,' will tend to increase in ac- 
control terminal 142. As long as the voltage applied to cordance with Equation 12. The output voltage ED from 
the trigger input terminal 144 iS negative, the transistor the differential amplifier 135 hecomes negative, thus iower- 
3150 is nonconductive, and the resultant positive Potential ing the trigger level of the Schmitt trigger circuit 148 to 
at the collector electrode Of transistor 150 biases the a new level illustrated by the line 300 of FIG. 3 ( d ) .  As a 
transistor 152 to  a conductive condition. A Current flow 55 resllit. the Schmitt lligger circuit 140 is triggered to its 
path is established through resistor 19% transistor 852 \late prodtjcing an olltput voltage of +VI at an earlier 
and resistor 160 to  the negative terminal 162, as well as time tl' and tenlains in this state until a later time t i  than 
through diode 166 and resistor 160 to the terminal 162. the respective times 1 ,  and r2 discussed above, producing an 
The output terminal 146 from the Schmitt t r i&W output voltage e, illustrated by the waveform 302 of FIG. 
140 thus resides a t  a potential of essentially zero volts. 60 3 ( e ) .  The switches 26 and 125 are thus maintained in 
In this condition no control signal is applied via control a closed position for a time interval t,' to f2' which is 
paths 148 and 159 to the respective switches 26 and 126, longer than the time interval t1 to z2. The voltage es' at 
and the switches 26 and 326 assume an open position. the switch terminal 124 asmnes the waveform 304 of 
When the Voltage applied to the trigger input terminal FIG. 3 ( f ) ,  with the dashed waveform 305 indicating the 
becomes positive, the transistor is rendered con- 65 equivalent voltage which would be present at the terminal 
ive, and the resultant drop in potential at the collec- 124 during the time interval t,' to fi if the capacitor 138 
tor electrode of the transistor 150 cuts off the transistor were omitted. As may be seen by comparing the wave- 
152, The potential at the output terminal 146 rises to a form 3Q.5 of FIG. 3 ( j )  with the waveform 209 of FIG. 
level of esqentially +VI volts. providing a signal e, on 3 ( ~ ) ,  the averagc value of the waveform 305 during the 
ntrol paths 848 and 149 to close the respective switches 70 time interval rl' to t2' is less than the average value of the 
and 126. When the potential applied to the trigger in- waveform 205 during the time interval t1  to fa.  Thus, the 
put terminal 144 again becomes negative, the transistor voltage E,' stored ;icro\s the capacitor 130 decreases to 
150 is cut off, causing the transistor 15% to heconie con- a new level illu\irated hy the line 306 of FIG. 3 ( f ) ,  there- 
(Iuctive and thereby returning the potential at the output by compensating for the original increase in the voltage 
terminal $46 to essenti;llly 7ert) volt\. Thi\ rcinovc\ the 75 F,' due t o  the  increasc in the voltage E,. 
control signal e, from th control paths 148 and 149, 
thereby opening the switches 26 and 126. 
The operation of the circuitTy including transformer 
110, resistors 820 and 122, and sampling and averaging 
circuit 1123 is similar to that described above with respect 
to  the resolver I@, resistors 20 and 22, and sampling and 
averaging circuit 23. Since the resolver excitation voltage 
el is applied to the primary winding 1x2 of the transforfner 
BIB, by analogy with Equations 2, 4,  6 and 7, the voltage 
5 
E, 1 = Kd'K& 1; sin dl 
(12) ( 1 2  ---tl) 
where 
R z '  
h - d l = l l , l + ) t 2 1  (132 
and 
(14) h':N,'/NI' 
of the voltage 
3,430,227 
8 
the event of a decrea in the magnitude El of the 
s thus raised to a new level depicted by the line 4081 
of FIG. 3(g). The Schmitt trigger level output voltage 
excitation voltage ei relative to the reference voltage ER, 
the capacitor voltage E,' will tend to decrease, causing 
the differential amplifier output voltage ED to become 
uositive. The trigger level of the Schmitt trigger circuit 
(What is claimed is: 
1. In a signal processing system: a source of alternating 
voltage, switching means coupled to said source of alter- 
nating voltage for periodically sampling said alternating 
voltage during a sampling interval, capacitance: means 
coupled to said switching means for storing n voltage rep- 
resentative of the average value of said alternating voltage e,, shown by thi-waveform 4612 of FIG. 3(h); assumes 
the level of +Vi at  a later time ti' and is returned to 
the zero level at an earlier time ti' so that the switches 
26 and 126 remain closed for a shorter time interval than 
before. The voltage e,' at the switch terminal 124 assumes 
the waveform 4@4 of FIG, 5 ( i ) ,  with the clashed wave- 
form 405 indicating the equivalent voltage which would 
be present a t  the terminal %f4 during the time interval tl'' 
to t i '  if the capacitor 330 were omitted. Comparison of 
the waveform 4615 of FIG. 3 ( i )  with the Waveform 205 
of FIG. 3(c)  will reveal that the average value of the 
@5 during the time interval t," to tp" is greater 
during said sampling interval, meafls for comp&ng &e 
voltage stored by said capacitance means with a refer- 
ence voltage and for producing a difference voltage indic- 
ative of the difference between said reference voltage and 
the stored voltage, and control means responsive to said 
alternating voltage and a second reference voltage for ad- 
justing said sampling interval so as to compensate for any 
:? variations in said altennating voltage. 
" 
2. In a signal processing system: a source of aitemaeirig 
voltage, trigger means for producing a control signal, 
switching means responsive to said control signal for peri- 
I I -  odically sampling said alternating voltage during a sam- 
thnn the nveraup vnliie nf ihp wavpfnrm 21)s diirinu the '.,\ nlino intprvnl rlpterminpd hv the r l i i ra t inm nf csiA mntml --_- _--_-- _- .--- o- .-_-- -- --.- ..-.-_-.... -_- 
time interval tl to tz. The resultant voltage E: across the 
capacitor 130 increases 10 a level illustrated by the line 
6 of FIG. 3 ( i ) ,  thereby compensating for the original 
decrease in the excitation voltage magnitude Ei. 
It will be apparent that the trigger level of the Schmitt 
trigger circuit I$@ is adjusted so that the switches 26 and 
6 remain closed for a duration tl to ta which causes 
the voltage E: to follow the reference voltage ER.  There- 
fore, by setting EL=&, Equation 12 can be rewritten as 
Kd'KtEi Lr sin ut dt 
ER= (tl-tl) 
Substituting Equation 15 into Equation 8 yields 
z" =.---. ~ _._.-_ .-_ " J  .-I .....-..-.I "L "l." .,".+."I1 
signal, capacitance means for storing a voltage represeet- 
ative of the average value of said alternating voltage dur- 
ing said sampling interval, differential means for compar- 
ing the voltage stored by said capacitance means with a 
25 reference voltage and for producing a first difference volt- 
age indicative of the difference between said reference: 
voltage and said storage voltage, means for producing a. 
second difference voltage indicative of the difference be- 
tween a second reference voltage and said alternating volt- 
3 0  age, and means for applying said second ditference volt- 
age to said trigger means to vary the duration of said con- 
trol signal such that said sampling interval is varied so as 
to compensate for any variation in said alternating volt- 
age. 
3. In a signal processing system: a transformer having 
a primary winding and a secondary winding, means for 
applying an alternating voltage to said primary winding, 
(16) a switch having first and second terminals, said first ter- 
If the respective components in the circuit of FIG. 1 are minal being coupled to one terminal of said secondary 
adjusted so that 40 winding, a capacitor coupled between said second terminal 
Kd=Kd' and K,=Kt and another terminal of said secondary winding, differ- 
entia1 amplifier means for comparing the voltage across 
said capacitor with a reference voltage and for producing then Equation 16 reduces to 
D=sin B (17) a difference voltage indicative of the difference between 
4.5 said reference voltage and the voltage across said capaci- 
It may be seen from Equation 17 that the system of tor, trigger mean? for producing a control signal as long as 
the present invention renders the digital output D from said alternating voltage has a predetermined relationship 
the analog-to-digital converter 32 independent of the ex- with respect to a threshold voltage, means for applying 
citation voltage el and the reference Voltage ER, thereby ?aid control signal to said switch to establish a conductive 
providing more accurate signal conversion and eliminating 50 path between said first and second terminals during the 
the need for highly regulated power supplies. In addition, duration of said control signal, and means for applying 
a shaft position-to-digital conversion system is provided said difference voltage to said trigger means to vary said 
which is less sensitive to temperature changes, aging, load threshold voltage in accordance with said difference volt- 
variations, and power supply transients than Similar SYS- age such that said control signal is of a duration to main- 
tems of the prior apt. 55 tain said conductive path for a time allowing the voltage 
A system in accordance with the present invention has across said capacitor to essentially equal said reference 
been illustrated as operating with a positive reference volt- voltage. 
age ER. It should be understood, however, that such a 4. In a signal processing system: a transformer having a 
system is equally suited for operation with a negative ref- primary winding and a secondary winding; means for ap- 
erence voltage, in which case the Schmitt trigger 140 00 plying an alternating voltage to said primary winding; a 
should maintain the switches 26 and 126 closed during the voltge divider having first, second, and intermediate ter- 
negative half cycles of the excitation waveform ei. This minals; said first and second terminals of said voltage 
can be readily accomplished by grounding the center of divider being connected to different portions of said sec- 
the transformer secondary winding $114, and by applying ondary winding; a switch having first and second termi- 
the secondary winding signal in phase with the voltage e, 65 nals; said first terminal of said switch being coupled to said 
to resistor 128 and the secondary winding signal '180" out intermediate terminal of said voltage divider; a capacitor 
of phase with Fespect to  the voltage e, to the Schmitt coupled between said second terminal of said switch and 
trigger input terminal %44. said second terminal of said voltage divider; differential 
"rhus, although the present invention has been shown amplifier means for comparing the voltage across said 
and described with respect to a particular embodiment, i f )  capacitor with a referenw voltage and for producing a dif- 
nevertheless, various changes and modifications obvious ference voltage indicative of the difference between said 
to 8 person skilled in the art to which the invention per- reference vo1t:ipe and the  vo1t:i~e actoss said capacitor; 
tains are deemed to lie within the spirit, scope, and con- a lriggcr ciicuil hwiiir: R triggcr input terminal coupled 
templation of the invcntion as sct forth in the appended lo mid secondary winclinp, ;I thrc\hold level control ter- 
claims. 7.5 niiniil fot tweiving \,lid 1ltllcrcnLc voltage, and an output 
EiKdKr sin 61; sin ot dt 35 D= (la-ti)  
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terminal for providing a con 01 signal a5 long as the volt- said stator winding being representative of mechanical 
age applied to said trigger input terminal has a predeter- positional information to be converted into a digital repre- 
mined relationship with respect to  the voltage applied to sentation, a transformer having a primary winding and 
said threshold level control terminal; and means respon- a secondary winding, the ratio of turns in said secondary 
sive to said control signal for controlling said switch to winding to turns in said primary winding being essentially 
establish a conductke path between said first and second equal to the ratio of turns in said rotor winding to turns 
terminals during the duration of said control signal. in said stator winding, vieatis for applying ah alterfiattifig 
5. A system for converting mechanical positional infor- excitation voltage to said stator winding and to said pri- 
mation into a digital electrical representation comprising: mary winding, a first switch having first and second ter- 
a source of alternating input voltage, means for modulating 1o minals, said first terminal of said first switch being coupled 
said alternating input voltage in accordance with mechani- to one terminal of said rotor winding, a first capacitor 
cal poeitbnal informatioh to be converted into a digital cotlpled between said second terminal of said first switch 
representation, first switching means coupled to said modu- and another terminal of said rotor winding, means for 
latine means for periodically sampling the modulated alter- producing a digital representation of the voltage across 
nating voltage during a sampling interval, first capacitance 15 said first capacitor relative to a reference voltage, a sec- 
means coupled to said first switching means for storing a ond switch having first and second terminals, said Rrst 
voltage representative of the average value Of said modu- terminal of said second switch being coupled to one termi- 
lated alternating voltage during said sampling interval, nal of said secondary winding, a second capacitor coupled 
means for producing a digital representation of the voltage between said second terminal of said second switch and 
stored by said first Capacitance means relative to a refer- 20 another terminal of said secondary winding, said another 
ence voltage, second switching means coupled to said terminal of said rotor winding being coupled to said an- 
source of alternating input voltage for periodically Sam- other terminal of said secondary winding, differential am- 
pling said alternating input voltage during said sampling plifier means for comparing the voltage across said second 
interval, second capacitance means coupled to said second capacitor with said reference voltage and for producing a 
switching means for storing a voltage representative of the 25 difference voltage indicative of the difference between said 
average value of said alternating input voltage during said reference voltage and the voltage across said second ca- 
sampling interval, means for comparing the voltages store pacitor, trigger means for producing a control signal as 
by said second capacitance means with said reference volt- long as said alternating excitation voltage has a predeter- 
age and for producing a difference voltage indicative of mined relationship with respect to a threshold voltage, 
the difference between said reference voltage and the volt- 30 means for applying said control signal to  each of said 
age stored by said second capacitance means, and control first and second switches to establish respective conductive 
means responsive to said alternating input voltage and paths between their said first and second terminals during 
said difference voltage for adjusting said sampling inter- the duration of said control signal, and means for applying 
val such that the voltage stored by said second capacitance said difference voltage to said trigger means to vary said 
means essentially equals said reference voltage, whereby 3.i threshold voltage in accordance with said difference volt- 
said digital representation is essentiaily independent of said age such that said control signal is of a dur'ition to main- 
nating input voltage and said reference voltage. tain said conductive paths for a time allowing the voltage . A system for converting mechanical positional infor- across said second capacitor to essentially equal said tefer- 
mation into a digital electrical representation comprising: ence voltage, whereby said digital representation is essen- 
a source of alternating input voltage, means for modulat- 41) tially independent of the magnitude of said alternating 
ing said alternating input voltage in accordance with me- excitation voltage and said reference voltage. 
chanical positional information to be converted into a 8. A system for converting mechanical positional infor- 
digital representation, trigger means for producing a con- mation into a digital electrical representation comprising: 
trol signal as long as said alternating input voltage has a resolver having a stator winding and a rotor vhnding, 
a predetermined relationship with respect to a threshold the angular position of said rotor winding with respect to 
voltage, first switching means responsive to said control 4-5 said stator winding being representative of mechanical 
signal for periodically sampling the modulated alternating positional information to be converted into a digital repre- 
voltage during a sampling interval determined by the dura- sentation; a transformer having a primary winding and a 
tion of said control signal, first capacitance means for secondary winding, the ratio of turns in said secondary 
storing a voltage representative of the average value of winding to turns in said primary winding being essentially 
said modulated alternating voltage during said sampling 50 equal to the ratio of turns in said rotor winding to turns in 
interval, means for producing a digital representation of said stator winding, means for applying an alternating 
the voltage stored by said capacitance means relative to a excitation voltage to said stator winding and to said pri- 
reference voltage, second switching means responsive to mary winding; first and second voltage dividers each having 
said control signal for periodically sampling said alter- first, second, and intermediate terminals and each having 
nating input voltage during said sampling interval, second 5.5 essentially the same voltage dividing ratio; said first and 
capacitance means for storing a voltage representative of second terminals of said first voltage divider being con- 
the average value of said alternating input voltage during nected to different portions of said rotor winding; said first 
said sampling interval, differential means for comparing and second terminals of said second voltage divider being 
the voltage stored by said second capacitance means with connected to  different portions of said secondary wind- 
said reference voltage and for producing a difference volt- 61) ing; said second terminals of said Rrst and second voltage 
age indicative of the difference between said refercnce divider, being connected together; first and second switches 
voltage and the voltage stored by said second capacitancc each having first and second terminals; said first terminal 
means, and means for applying said difference voltage to of said first switch being coupled to said intermediate ter- 
said trigger means to vary said trigger voltage in accord- minal of said first voltage divider; said first terminal of 
ance with said difference voltage such that the d'uration of lis said second switch being coupled to said intermediate ter- 
said control signal and hence said sampling interval is minal of said second voltage divider; a first capacitor 
varied in a #manner to render the voltage stored by said coupled between said second terminal of said first switch 
second capacitance means essentially equal to said refer- and said second terminal of said first voltage divider; a 
ence voltage, whereby said digital representation is essen- second capacitor coupled between said second terminal of 
tially independent of said alternating input voltage and 70 said second switch and said second terminal of said sec- 
said reference voltage. ond voltage divider; means for producing a digital repre- 
7. A system for converting mechanical positional infor- sentation of the voltage across said first capacitor relative 
mation into a digital electrical representation comprising: to a reference voltage; differential amplifier means for 
a resolver having a stator winding and a rotor winding, comparing the voltage across said second capacitor with 
the angular position of said rotor winding with respect to 7 5  said reference voltage and for producing a difference volt- 
age indicative of the difference between said reference 
voltage and the voltage across said second capacitor; a 
trigger circuit having a trigger input terminal coupled to 
said secondary winding, a threshold level control terminal 
for rediving said difference voltage, and an output termi- 
naf for providing a control signall as long as the voltage 
applied to said trigger input terminal has a predetermined 
relationship with repect to the voltage applied to said 
threshold level control terminal; and means responsive to 
said control signal for controlling said first and second 
switches to establish respective conductive paths between 
their said first and second terminals during the duration 
of said control signal, whereby said digital representation 
is essentially independent of the magnitude of said alter- 
nating excitation voltage and said reference voltage. 
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